\blacksquare

Full

\$ **₹**

C;

Ø

Ø

ð

€.

O.

0

į,

8

a

医牙毛石石

<u>(a)</u>

Ø

oxynitride.

O Details 製 Text 図 Image 豊 HTML

鹦

W

医公众员 电电

<u>0</u>

2 3

**

b

建设建设建

W

B

throughput.

materials.

circuitry, by significantly reducing the capacitance of the interconnection pattern. Basically, the present invention commences where conventional practices terminate. Specifically, the present invention begins with a conventionally formed semiconductor device as depicted in FIG. 1, prior to integrating the FIG. 1 device into a circuit. Thus, the practice of the present invention initially involves conventional manufacturing procedures to produce the semiconductor device schematically depicted in FIG. 1.

- The present invention comprises selectively removing the sections of dielectric material from each dielectric layer, initially formed of a first dielectric material, leaving a portion of the first dielectric material only substantially under each conductive pattern of the conductive layer formed on the dielectric layer for structural support. This simplified, cost effective technique can be accomplished by employing anisotropic etching, such as a conventional plasma etch, to remove sections of the dielectric layers which are not substantially under conductive patterns. Typically, dielectric layers are formed of oxides and nitrides, such as silicon oxide and silicon nitride. accordance with the present invention, anisotropic etching can be timed or determined using a conventional end point detection technique at a conductive layer. In conducting anisotropic etching, it is preferred to anisotropically etch all dielectric layers in one etching stage to increase processing
- The anisotropic etching techniques employed in practicing the present invention, do not remove significant amounts of conductive material, typically conductive employed in interconnection patterns. Such typical conductive materials include aluminum, polysilicon and refractory metals. The present invention, however, is not limited to any particular dielectric materials as the first dielectric material, or to any particular conductive material, but includes copper, copper-based alloys, gold, gold-based alloys, silver, silver-based alloys, aluminum, aluminum-based alloys, refractory metals, refractory metal alloys, refractory metal compounds and superconducting
- (5) Thus, in accordance with the present invention, sections of the first dielectric material are removed from the dielectric levels of a multilevel semiconductor device, thereby leaving air

U.S. Patent May 4, 1999 Sheet 5 of 5 5,900,668


J Details 緊 Text 智 Image 整 HTML

FULL

Coteils 影 lev 包 image 整 HTML

Full

.



C Details 野 Text 智 Image 整 HTML Full

improved reliability.

Summary of Invention Paragraph - BSTX (8):
[0007] According to conventional
practices, a plurality of conductive layers
are formed over a semiconductor substitute,

KWIC

and the uppermost conductive layer joined to a bonding pad for forming an 鹦

tø

A

ప్ర

(<u>)</u>

Ð

œ.

Q

() ()

æ

2

a

•

N.

l)

- BBB

G

Ð

w

92

Ø

onto the barrier metal layer 18. The interconnection layer 19 extends over the bonding pad region 9 and the diffusion regions 2, 3 and defines a binding pad 30 over the openings 7 and the conductive layer 15. A protective insulation layer 20 covers the interconnection layer 19. A pad opening 23 is provided in the insulation layer 20 to expose the interconnection layer 19 in the bonding pad region 9.

- Thus, the barrier metal layer 18 is fixed through openings in the insulation insulator 14, to a conductive layer 15, and the interconnection layer is formed on the barrier metal layer. Accordingly, the barrier metal layer and the interconnection layer are firmly secured or anchored onto the region of the bonding pad.
- A process for fabricating the above semiconductor device is now described with reference to FIGS. 2(a) -2(e).
- FIG. 2(a) shows a cross section of a stage of fabrication of the semiconductor device according to the preferred embodiment of the invention. More specifically, at this stage, the diffusion regions 2, 3, are doped by ion implantation to have a conductivity type opposite to that of the substrate 1, and to retain lightly doped regions 4, 5, which form a part of the LDD structure. To isolate the active regions from each other, the thick, field oxide, isolation layer 6 is formed on the substrate 1, as by a selective oxidation process well known to those skilled in the semiconductor art.
- The gate electrode 11, over the thin gate oxide 10, comprises a layer of polysilicon, silicide, refractory metal, polycide, or the like. When the gate electrode is formed, the conductive layer 15 is simultaneously formed using the same gate material. The oxide side walls 12, 13 and 16, 17 are formed on the opposite sides, respectively, of the gate electrode 11 and the conductive layer 15. The side walls 12, 13 serve to mask the lightly doped regions 4, 5 during the high density doping of the diffusion regions 2, 3.
- As shown in FIG. 2(b), after the doping of the diffusion regions 2, 3, the oxide interlayer insulator (insulation layer) 14, which may contain phosphorus or boron as an impurity, is deposited over the entire surface of the substrate 1, using a CVD process. As a result, the gate electrode 11 and the conductive layer 15 are covered with the

Ris V.

United States Patent in Yoshieks

		ED ENTERCONNECTION LAYER
ជាវ	Investor:	Eccept Yoshioka, Ohiramara, Japan
(75)	Astigmen	Ok! Electric Sedencey Co., Ltd., Todyo, Japan
(21)	Appl. No.s	42,601
Œ	Fled:	Apr. 5, 1963
(30)	Fareig	n Application Priority Date
Apr	: 18, 1566 (£1	F] 2000 409071
		1951L 27/60; HDIL 33/46 201L 19/4
(m)		257/560; 257/53; 257/755; 257/755; 257/757 257/757; 257/753; 257/755; 257/767
(54)	Field of Sec	257/729, 751, 753, 757, 76
:10		References Cited


FOREIGN PATENT DOCUMENTS

[11] Patent Number: 5,357,136 (46] Date of Patent: Oct. 18, 1994

ADSTRACT

(57<u>1</u> on so notifical layer supervising roundharm of the dewice, to another the hydrocomesotra, legres on the booking rigin. The conductive layer may be formed from the street layer. On the booking rigin. The conductive layer may be formed from the same layer of meast-in that parts absenced to the translations are formed. An order involving layer covers the conductive layer and has at heart one opening exposing, the conductive layer, formed on the elification regions and the least-lead layer, formed on the elification regions and the least-lead layer, strongle into the opening where it makes a form direct connection vide it is the exposed commentative layer. A bounding paid is formed to the layer see the least-lead layer. Since the conductive layer and the barrier moval layer as fromly commerced, and source the layer another layer layer. Since the booking pad stronters. According to a method of flutfouture, the conductive layer and the method on the fraction layer and then covered by the including layer is the formed to the conductive layer. The learner ment layer is the firmed to the temperature layer. The hearter man layer is the firmed to the conductive layer. The learner ment layer is the firmed on the breaktion layer to the firmed to the conductive layer. The international layer is the firmed to the conductive layer. The international layer is the firmed to the conductive layer. The international layer is the firmed to the conductive layer.

18 China & Deavice Share



May 2e

O Details 製 Text 20 Image 整 HTML

FULL

© Celeits 製 Text 22 Image 整 HTML

Ø

饕 刨

14

*

Q

2

8

Ð

O.

۵

Ð

ĸ.

a

'n,

×.

ħ

Ö.

921 Ø

OL CHE MIVEHINGON

This invention relates to a semiconductor device and, more particularly,

to a MOS (Metal-Oxide-Silicon) integrated circuit device having an improved bonding pad structure.

- Description of Related Art (6)
- The use of barrier metal technology is inevitable for 0.5 micron designs of semiconductor devices. In a process of fabricating a semiconductor device containing MOS transistors, to which the barrier metal technology is applied, a thick field oxide layer is formed on the substrate to isolate the active regions from each other. The gate electrode of the MOS transistors are generally formed by polysilicon, refractory metal or the like. Typically, an oxide insulation layer, containing phosphorus or boron, is applied to the whole

surface of the substrate using a CVD (Chemical Vapor Deposition) method. Openings are formed in the oxide insulation layer to expose the diffusion regions of the transistors.

- A barrier metal layer then is deposited over the entire oxide insulation layer, and the exposed diffusion regions. The barrier metal layer serves to prevent solid phase epitaxy in the openings of the integrated circuit device employing a conductive pattern, 0.5 micron in width. Materials for the barrier metal layer generally include a refractory material such as MoSi.sub.x (molybdenum silicide), \WSi.sub.x (tungsten silicide), or the like, and TiN (titanium nitride). The refractory materials are deposited by a sputtering method, and the TiN is deposited by nitriding titanium or by a reactive sputtering method.
- After the barrier metal layer is formed, an aluminum alloy layer is deposited on its entire surface. Known photolithography and etching techniques are applied to the aluminum layer to form fine interconnection layers that extend between the diffusion regions of the different transistors, and to bonding pad regions on the isolation layer. An exterior insulating layer for protecting the integrated circuit from the outside atmosphere and mechanical damage, is then applied. Openings are provided in the protection layer at the bonding pad regions to expose the ${\mathbb I}$ interconnection layer so that leads may be

FULL

O Details 男 Text 22 Image 豊 HTML

affixed.

(M) SEMICONDUCTOR DEVICE WITH ANCHORED ENTERCONNECTION LATER [11] Investor: Keptere Yoshioka, Oldramara, Japan [73] Andgreen Chi Electric Industry Co., Ltd., Toloyo, Japan

United States Patent 119

Yoshioks

2211 April No. 42,605 CEC Filed: Apr. 1, 1943 Foreign Application Priority Date

200

Apr. 25, 1990, 1871 | Appen | 1991 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | 1970 | Reference Cited


U.S. PATENT DOCUMENTS 6,972,150 7/1583 Comments 6,605,641 2/1986 Ennishi 4,973,716 12/1990 Haben et al. 5,122,156 6/1953 Wong et al.

FOREIGN PATENT DOCUMENTS 14519 2/1990 Japan 157/194

[11] Patent Numbers Oct. 18, 1994 2457 Date of Patents

57 AMPRICACT

nod a guivani suivab zuna: 00 A. solisohoida ati it bo exposing the conductive layer to the boarding pad are gion. A hourier model sayer, formed on the efficient regions and the ionalized alyer, especial time the open-ng relears it makes a form direct connection with the exposed considerative layer. A horefully goal is formed on the horrier match layer by providing the inserconnection, layer on the beautier stated layer. Since the aconductive layer can the business that they are firmly connected, and secure the layer connection layer in the boarding pad structure. According to a method of fluringston, the conductive layer is formed on the brigation, have a simple conductive layer is formed on the instantial management of the gate electric than navend by the instantion layer. The opening team provided in the instantion layer to expose a duotive layer. The barrier metal layer is than for ed on the balation layer sim insubstica layer so that it contacts the diffusion ze-ca and extends into the opening to become fixed to unofactive layer. The interconsection layer is thus zerd on the contactive layer.



O Deteils 製 Text 包 Image 整 HTML